

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **7** of **1131693** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering new one in the text box.

superscalar and bypass and register and file

☐ Check to search within this result set
Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors**

Seznec, A.; Toullec, E.; Rochecouste, O.;
 Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM
 International Symposium on , 18-22 Nov. 2002
 Pages:383 - 394

[\[Abstract\]](#) [\[PDF Full-Text \(294 KB\)\]](#) **IEEE CNF**
2 Clustered multithreaded architectures - pursuing both IPC and cycle time

Collins, J.D.; Tullsen, D.M.;
 Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th
 International , 26-30 April 2004
 Pages:76

[\[Abstract\]](#) [\[PDF Full-Text \(1408 KB\)\]](#) **IEEE CNF**
3 Reducing operand transport complexity of superscalar processors using distributed register files

Bunchua, S.; Wills, D.S.; Wills, L.M.;
 Computer Design, 2003. Proceedings. 21st International Conference on , 13-1
 Oct. 2003
 Pages:532 - 535

[\[Abstract\]](#) [\[PDF Full-Text \(293 KB\)\]](#) **IEEE CNF**
4 Multiple-banked register file architectures

Cruz, J.-L.; Gonzalez, A.; Valero, M.; Topham, N.P.;
 Computer Architecture, 2000. Proceedings of the 27th International Symposiu

on , 10-14 June 2000
Pages:316 - 325

[\[Abstract\]](#) [\[PDF Full-Text \(800 KB\)\]](#) [IEEE CNF](#)

5 Interconnect-limited VLSI architecture

Dally, W.J.;

Interconnect Technology, 1999. IEEE International Conference , 24-26 May 1999
Pages:15 - 17

[\[Abstract\]](#) [\[PDF Full-Text \(284 KB\)\]](#) [IEEE CNF](#)

6 Scalar Operand Networks

Taylor, M.B.; Lee, W.; Amarasinghe, S.P.; Agarwal, A.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 16 , Issue: 2 , Feb. 2005

Pages:145 - 162

[\[Abstract\]](#) [\[PDF Full-Text \(1864 KB\)\]](#) [IEEE JNL](#)

7 Scalar operand networks: on-chip interconnect for ILP in partitioned architectures

Bedford Taylor, M.; Lee, W.; Amarasinghe, S.; Agarwal, A.;

The Ninth International Symposium on High-Performance Computer Architecture
2003. HPCA-9 2003. Proceedings. , 8-12 Feb. 2003

Pages:341 - 353

[\[Abstract\]](#) [\[PDF Full-Text \(10255 KB\)\]](#) [IEEE CNF](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) |
[New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved